You are here: Home Kolloquium 2018ss Co-Design Towards Exascale Performance

Co-Design Towards Exascale Performance

Speaker: Dirk Pleiter (Universität Regensburg, Jülich Supercomputing Centre)

Event details
    When May 18, 2018
    from 13:45 to 14:45
    Where in Raum 0.016, Informatik-Zentrum
    Add event to calendar vCal

    Options for reaching the next level of performance for high-end HPC architectures, which must be both usable and affordable, are strongly limited by the underlying hardware technologies. The key strategy for designing and realising such exascale HPC infrastructures under such constraints is to adopt a co-design process. In a co-design process knowledge about applications and algorithms is exploited for architecting new solutions, while at the same time knowledge about architectures is used for designing applications and algorithms. Co-design processes have already been used since long for designing special-purpose computers for Lattice QCD. In this talk we report on selected examples for realising co-design for developing new HPC architectures and technologies using different kind of applications and highlight the role for co-design for the development of future HPC.

    Document Actions